

Program SMACD & PRIME 2018 by ROOM																													
FROM	TO	July 2nd			July 3rd				July 4th				July 5th				FROM	TO											
Room #		103	103	10	115	Atrium	103	10	115	Atrium	103	10	115	Atrium	Room #														
08:00	08:20		Registration opens				Registration opens				Registration opens				08:00	08:20													
08:20	08:40		Opening Session				Registration opens				Registration opens				08:20	08:40													
08:40	09:00						Registration opens				Registration opens				08:40	09:00													
09:00	09:20		Plenary Talk 1 Marcel Urban				Plenary Talk 2 Sachin Sapatnekar				Plenary Talk 3 Richard Shi				09:00	09:20													
09:20	09:40																09:20	09:40											
09:40	10:00																	09:40	10:00										
10:00	10:20		Coffee Break + Company Fair + Posters				Coffee Break + Company Fair + Posters				Coffee Break + Company Fair + Posters				10:00	10:20													
10:20	10:40		PRIME Data Converters	SMACD Applications of modeling and design techniques	SMACD Variability and test	PRIME Analog circuits I	SMACD Modeling	SMACD Circuit synthesis	PRIME Radio Frequency Circuits and Systems I	PRIME Analog circuits II	PRIME Sensing and Biomedical Circuits I	PRIME Automotive Circuits and Systems	SMACD High frequency	SMACD Simulation	10:20	10:40													
10:40	11:00																									10:40	11:00		
11:00	11:20																										11:00	11:20	
11:20	11:40														11:20	11:40													
11:40	12:00														11:40	12:00													
12:00	12:20		Lunch + Company Fair				Lunch + Company Fair				Lunch + Company Fair				12:00	12:20													
12:20	12:40														12:20	12:40													
12:40	13:00														12:40	13:00													
13:00	13:20	Registration opens	Company Presentation GOLD				Company Presentation SILVER				Plenary Talk 4 Roger Panigacci				13:00	13:20													
13:20	13:40																13:20	13:40											
13:40	14:00																	13:40	14:00										
14:00	14:20	TUTORIAL Design for reliability: from devices to systems	SMACD EDA Competition I	PRIME Modeling, Optimization and Characterization	PRIME Circuits for memories and security	SMACD SS Latest advances in variability impact on devices and circuits functionality	SMACD EDA Competition II	PRIME Digital Circuits and Sub-Systems	PRIME Radio Frequency Circuits and Systems II	SMACD SS New Solutions for Analog and Radio-Frequency Layout Synthesis	SMACD SS Modeling, design and control of power converters with non linear passive power components	SMACD Data conversion and signal processing	PRIME Sensing and Biomedical Circuits II	PRIME Emerging and non-CMOS technologies	14:00	14:20													
14:20	14:40																										14:20	14:40	
14:40	15:00																											14:40	15:00
15:00	15:20																											15:00	15:20
15:20	15:40														15:20	15:40													
15:40	16:00														15:40	16:00													
16:00	16:20	Coffee Break	Coffee Break + Company Fair + Posters				Coffee Break + Company Fair + Posters				Coffee Break				16:00	16:20													
16:20	16:40	TUTORIAL From Power Management to Energetic Intelligence: an evolutionary challenge for students, educators and designers	PRIME Power circuits and harvesting	SMACD Design with non-conventional and emerging devices	SMACD Machine learning and knowledge based design	PRIME Reliability and Resiliency	Company Presentation BRONZE				Award Ceremony & Closing Session				16:20	16:40													
16:40	17:00																			16:40	17:00								
17:00	17:20									Walking Tour							17:00	17:20											
17:20	17:40																			17:20	17:40								
17:40	18:00														17:40	18:00													
18:00	18:20														18:00	18:20													
18:20	18:40														18:20	18:40													
18:40	19:00														18:40	19:00													
19:00	19:20		Welcome Reception				Conference Dinner								19:00	19:20													
19:20	19:40																					19:20	19:40						
19:40	20:00																					19:40	20:00						
20:00	20:20																					20:00	20:20						
20:20	20:40														20:20	20:40													
20:40	21:00														20:40	21:00													
21:00	21:20														21:00	21:20													